Synopsys Design Compiler Tutorial 2021 Work

read_verilog ./rtl/alu.v ./rtl/regfile.v ./rtl/top.v

There are two ways to load a design: analyze/elaborate or read_file . synopsys design compiler tutorial 2021

Launch DC in (recommended for 2021 for better QoR). read_verilog